Figure 6.

Proposed methodology flow.

Nogueira et al. EURASIP Journal on Embedded Systems 2011 2011:316510   doi:10.1155/2011/316510