Figure 3.

Fetch stage and FLASH memory connection.

Nogueira et al. EURASIP Journal on Embedded Systems 2011 2011:316510   doi:10.1155/2011/316510