Figure 9.

Block diagram of the experimental setup for verification.

Khan and Wahid EURASIP Journal on Embedded Systems 2011 2011:270908   doi:10.1155/2011/270908