Figure 4.

Operational timing diagram of the iBRIDGE.

Khan and Wahid EURASIP Journal on Embedded Systems 2011 2011:270908   doi:10.1155/2011/270908