SpringerOpen Newsletter

Receive periodic news and updates relating to SpringerOpen.

This article is part of the series Dynamically Reconfigurable Architectures.

Open Access Research Article

Examining the Viability of FPGA Supercomputing

Stephen Craven* and Peter Athanas

Author Affiliations

Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA 24061, USA

For all author emails, please log on.

EURASIP Journal on Embedded Systems 2007, 2007:093652  doi:10.1155/2007/93652


The electronic version of this article is the complete one and can be found online at: http://jes.eurasipjournals.com/content/2007/1/093652


Received:16 May 2006
Revisions received:6 October 2006
Accepted:16 November 2006
Published:10 January 2007

© 2007 Craven and Athanas

This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Abstract

For certain applications, custom computational hardware created using field programmable gate arrays (FPGAs) can produce significant performance improvements over processors, leading some in academia and industry to call for the inclusion of FPGAs in supercomputing clusters. This paper presents a comparative analysis of FPGAs and traditional processors, focusing on floating-point performance and procurement costs, revealing economic hurdles in the adoption of FPGAs for general high-performance computing (HPC).

References

  1. K Compton, S Hauck, Reconfigurable computing: a survey of systems and software. ACM Computing Surveys 34(2), 171–210 (2002). Publisher Full Text OpenURL

  2. K Puttegowda, W Worek, P Pappas, A Dandapani, P Athanas, A Dickerman, A run-time reconfigurable system for gene-sequence searching. Proceedings of the 16th International Conference on VLSI Design, January 2003, New Delhi, India, 561–566

  3. TimeLogic, DeCypher Engine G4 (2006, http://www), . timelogic.com/decypher_engine.html webcite

  4. R Tessier, W Burleson, Reconfigurable computing for digital signal processing: a survey. Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 28(1-2), 7–27 (2001)

  5. C Patterson, High performance DES encryption in virtex(tm) FPGAs using Jbits(tm). Proceedings of the 8th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '00), April 2000, Napa Valley, Calif, USA, 113

  6. R Sinnappan, S Hazelhurst, A reconfigurable approach to packet filtering. Proceedings of the 11th International Conference on Field-Programmable Logic and Applications (FPL '01), August 2001, Belfast, Northern Ireland, UK, Lecture Notes in Computer Science 2147, 638–642

  7. J Jean, X Liang, B Drozd, K Tomko, Accelerating an IR automatic target recognition application with FPGAs. Proceedings of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCMM '99), April 1999, Napa Valley, Calif, USA, 290–291

  8. ZK Baker, VK Prasanna, Time and area efficient pattern matching on FPGAs. Proceedings of the 12th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '04), February 2004, Monterey, Calif, USA, 223–232

  9. SRC, SRC-7 Product Sheet (2006, http://www), . srccomp.com/Product%20Sheets/ webcite

  10. A Vance, Start-up could kick Opteron into overdrive. The Register (2006)

  11. G Woods, Cray ARSC presentation FPGA. Proceedings of ARSC High-Performance Reconfigurable Computing Workshop, August 2005, Fairbanks, Ala, USA

  12. J Collins, G Kent, J Yardley, Using the starbridge systems FPGA-based hypercomputer for cancer research. Proceedings of the 7th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '04), September 2004, Washington, DC, USA

  13. SGI, Extraordinary acceleration of workflows with reconfigurable application-specific computing from SGI. White Paper (Silicon Graphics, Mountain View, Calif, USA, 2004)

  14. Y Dou, S Vassiliadis, GK Kuzmanov, GN Gaydadjiev, 64-bit floating-point FPGA matrix multiplication. Proceedings of the 13th ACM/SIGDA ACM International Symposium on Field Programmable Gate Arrays (FPGA '05), February 2005, Monterey, Calif, USA, 86–95

  15. MC Smith, JS Vetter, SR Alam, Scientific computing beyond CPUs: FPGA implementations of common scientific Kernels. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05), September 2005, Washington, DC, USA

  16. E Stahlberg, K Wohlever, D Strenski, "Defining reconfigurable supercomputing" Status Report of the OpenFPGA Initiative: Effort in FPGA Application Standardization Cray User Group, Seattle, Wash, USA, May 2006

  17. K Turkington, K Masselos, GA Constantinides, P Leong, FPGA acceleration of the LINPACK benchmark using handel-C and the celoxica floating point library. Proceedings of the 9th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '06), September 2006, Washington, DC, USA

  18. W Bohm, H Hammes, A transformational approach to high performance embedded computing. Proceedings of High Performance Embedded Computing (HPEC '04), September 2004, Lexington, Mass, USA

  19. K Underwood, W Ligon III., R Sass, An analysis of the cost effectiveness of an adaptable computing cluster. Cluster Computing 7(4), 357–371 (2004). Publisher Full Text OpenURL

  20. D Bennett, E Dellinger, J Mason, P Sundarajan, An FPGA-oriented target language for HLL compilation. Proceedings of Reconfigurable Systems Summer Institute (RSSI '06), July 2006, Urbana, Ill, USA

  21. M Smith, J Vetter, S Alam, Scientific computing beyond CPUs: FPGA implementations of common scientific Kernels. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05), September 2005, Washington, DC, USA

  22. D Shand, R Chamberlain, D Denning, E Lord, A study into implementing the lattice Boltzmann floating point model with reconfigurable computing. Proceedings of Reconfigurable Systems Summer Institute (RSSI '06), July 2006, Urbana, Ill, USA

  23. R Scrofano, M Gokhale, F Trouw, VK Prasanna, A hardware/software approach to molecular dynamics on reconfigurable computers. Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '06), April 2006, Napa, Calif, USA, 23–34

  24. V Kindratenko, D Pointer, A case study in porting a production scientific supercomputing application to a reconfigurable computer. Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '06), April 2006, Napa, Calif, USA, 13–22

  25. M Smith, S Alam, P Agarwal, J Vetter, D Caliga, A task-based development model for accelerating large-scale scientific applications on FPGA-based reconfigurable computing platforms. Proceedings of Reconfigurable Systems Summer Institute (RSSI '06), July 2006, Urbana, Ill, USA

  26. V Kindratenko, First-hand experience on porting MATPHOT code to SRC platform. Proceedings of Reconfigurable Systems Summer Institute (RSSI '06), July 2006, Urbana, Ill, USA

  27. E El-Araby, T El-Ghazawi, J Le Moigne, K Gaj, Wavelet spectral dimension reduction of hyperspectral imagery on a reconfigurable computer. Proceedings of IEEE International Conference on Field-Programmable Technology (FPT '04), December 2004, Brisbane, Queensland, Australia, 399–402

  28. S Akella, DA Buell, LE Cordova, J Hammes, The DARPA data transposition Benchmark on a reconfigurable computer. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05), September 2005, Washington, DC, USA

  29. E El-Araby, M Taher, T El-Ghazawi, M Abouellail, N Sastry, K Gaj, Efficient implementation of a string matching algorithm for SRC and cray reconfigurable computers. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05), September 2005, Washington, DC, USA

  30. K Gaj, T El-Ghazawi, D Poznanovic, et al. Development and maintenance of user libraries for SRC reconfigurable computers. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05), September 2005, Washington, DC, USA

  31. H Meuer, J Dongarra, E Strohmaier, Top 500 List (2005, http://www), . top500.org/ webcite

  32. KD Underwood, KS Hemmert, Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance. Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '04), April 2004, Napa, Calif, USA, 219–228

  33. L Zhuo, VK Prasanna, Design tradeoffs for BLAS operations on reconfigurable hardware. Proceedings of the International Conference on Parallel Processing (ICPP '05), June 2005, Oslo, Norway, 78–86

  34. CH Ho, MP Leong, PHW Leong, J Becker, M Glesner, Rapid prototyping of FPGA based floating point DSP systems. Proceedings of the 13th IEEE International Workshop on Rapid System Prototyping (RSP '02), July 2002, Darmstadt, Germany, 19–24

  35. Xilinx, Floating-point Operator v2.0 Datasheet

  36. ClearSpeed, Advance Accelerator Board Product Brief (2006, http://www), . clearspeed.com/docs/resources/ webcite

  37. ClearSpeed, Low volume price quote on Advance Accelerator Board Email correspondence, 2006

  38. T Chen, R Raghavan, J Dale, E Iwata, Cell Broadband Engine Architecture and its first implementation IBM DevelopWorks, 2005

  39. Merrill Lynch, Playstation 3 slippage looking more likely—implications. Technology Strategy Report

  40. L Kahney, System X faster, but falls behind. Wired News (2004)

  41. CJ Ribbens, S Varadarjan, M Chinnusamy, G Swaminathan, Balancing computational science and computer science research on a terascale computing facility. Proceedings of the 5th International Conference on Computational Science (ICCS '05), May 2005, Atlanta, Ga, USA 3515, 60–67

  42. U Keith, FPGAs vs. CPUs: trends in peak floating-point performance. Proceedings of the 12th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '04), February 2004, Monterey, Calif, USA, 171–180

  43. B Holland, M Vacas, V Aggarwal, R DeVille, I Troxel, AD George, Survey of C-based application mapping tools for reconfigurable computing. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05), September 2005, Washington, DC, USA

  44. N Shirazi, P Athanas, A Abbott, Implementation of a 2-D fast fourier transform on a FPGA-based custom computing machine. Proceedings of the 5th International Workshop on Field Programmable Logic and Applications (FPL '95), August-September 1995, Oxford, UK

  45. J Liang, R Tessier, O Mencer, Floating point unit generation and evaluation for FPGAs. Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '03), April 2003, Napa, Calif, USA, 185–194

  46. P Belanovic, M Leeser, A library of parameterized floating point modules and their use. Proceedings of the 12th International Conference on Field Programmable Logic and Applications (FPL '02), September 2002, Montpelier, France

  47. J Dido, N Geraudie, L Loiseau, O Payeur, Y Savaria, D Poirier, A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs. Proceedings of the 10th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '02), February 2002, Monterey, Calif, USA, 50–55

  48. N Nakasato, T Hamada, Astrophysical hydrodynamics simulations on a reconfigurable system. Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '05), April 2005, Napa, Calif, USA, 279–280

  49. W Gropp, Closing the performance gap. Proceedings of DOE SciDAC PI Meeting, March 2003, Napa, Calif, USA

  50. GIMPS, The Great Internet Mersenne Prime Search (http://www), . mersenne.org/ webcite

  51. S Craven, C Patterson, P Athanas, Super-sized multiplies: how do FPGAs fare in extended digit multipliers? Proceedings of the 7th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '04), September 2004, Washington, DC, USA